

The Performance Effects of Virtual-Machine Instruction Pointer Updates 2024 update


M. Anton Ertl, TU Wien
Bernd Paysan, net2o

Overview

- Background: Virtual-machine interpreter with code copying
- Every VM instruction increments the VM instruction pointer (IP)
- Question: How relevant are IP updates for performance?
- Answer: on some programs critical latency path
- Method: optimize most IP updates away

1

Is interpreter performance relevant? What about JITs?



2

Running example: inner loop of siev

Forth Source:

```
do
  0 i c! dup +loop
```

C Source:


```
for(p = ... ; p <= ... ; p += prime)
  *p = 0;
```

Virtual-Machine code (Gforth):

```
(do)
start: lit
#0
i
c!
dup
(+loop)
#start
```

3

Baseline: Code-copying interpreter with static stack caching



It's a JIT compiler!


+ Copies native code

It's an interpreter!

- + Portable
gcc generates code snippets
- + Fallback option
to threaded-code interpreter
without code copying
- + VM code is still needed
for immediate values
for control flow
- + ⇒ VM instruction pointer needed

4

Instruction pointer updates limit execution rate



5

c: combine instruction pointer updates

<pre> lit add \$16,%IP #0 mov -8(%IP),%r15 i add \$8,%IP c! mov (%r14),%r9 dup add \$8,%IP (+loop) mov %r15b,(%r9) #start </pre>	<pre> 1 add \$16,%IP mov -8(%IP),%r15 1 add \$8,%IP 1 mov (%r14),%r9 1 add \$8,%IP 1 mov %r15b,(%r9) 1 add \$8,%IP 1 mov %r8,%r15 1 add \$16,%IP 1 mov (%r14),%rax 1 mov -8(%IP),%rsi 1 lea (%r15,%rax,1),%rdx 1 sub 8(%r14),%rax 1 btc 63,%rax 1 mov %rdx,(%r14) 1 add %r15,%rax 1 jo break 1 mov (%rsi),%rax 1 mov %rsi,%IP 1 jmp *%rax </pre>	<pre> 1 add \$16,%IP mov -8(%IP),%r15 1 mov (%r14),%r9 1 mov %r15b,(%r9) 1 mov %r8,%r15 1 add \$40,%IP 1 mov (%r14),%rax 1 mov -8(%IP),%rsi 1 lea (%r15,%rax,1),%rdx 1 sub 8(%r14),%rax 1 btc 63,%rax 1 mov %rdx,(%r14) 1 add %r15,%rax 1 jo break 1 mov (%rsi),%rax 1 mov %rsi,%IP 1 jmp *%rax </pre>
---	--	--

6

ci: ... and optimize immediate VM instructions

<pre> lit add \$16,%IP #0 mov -8(%IP),%r15 i mov (%r14),%r9 c! mov %r15b,(%r9) dup add \$40,%IP (+loop) mov (%r14),%rax #start </pre>	<pre> 1 add \$16,%IP mov -8(%IP),%r15 1 mov (%r14),%r9 1 mov %r15b,(%r9) 1 mov %r8,%r15 1 add \$40,%IP 1 mov (%r14),%rax 1 mov -8(%IP),%rsi 1 lea (%r15,%rax,1),%rdx 1 sub 8(%r14),%rax 1 btc 63,%rax 1 mov %rdx,(%r14) 1 add %r15,%rax 1 jo break 1 mov (%rsi),%rax 1 mov %rsi,%IP 1 jmp *%rax </pre>	<pre> mov 8(%IP),%r15 mov (%r14),%r9 mov %r15b,(%r9) mov %r8,%r15 add \$56,%IP 1 mov (%r14),%rax 1 mov -8(%IP),%rsi 1 lea (%r15,%rax,1),%rdx 1 sub 8(%r14),%rax 1 btc 63,%rax 1 mov %rdx,(%r14) 1 add %r15,%rax 1 jo break 1 mov (%rsi),%rax 1 mov %rsi,%IP 1 jmp *%rax </pre>
--	--	---

7

cib: ... and optimize VM branch instructions

<pre> lit mov 8(%IP),%r15 #0 i c! dup (+loop) #start </pre>	<pre> mov 8(%IP),%r15 mov (%r14),%r9 mov %r15b,(%r9) </pre>	<pre> mov %r8,%r15 mov (%r14),%rax </pre>
		<pre> lea (%r15,%rax,1),%rdx sub 8(%r14),%rax btc \$63,%rax mov %rdx,(%r14) add %r15,%rax jo break mov (%IP),%rax jmp *%rax </pre>

8

I: break loop dependencies

lit
#0
i
c!
dup
(+loop)
#start

1 add \$16,%IP
1 mov -8(%IP),%r15
1 add \$8,%IP
1 mov (%RP),%r9
1 add \$8,%IP
1 mov %r15b,(%r9)
1 add \$8,%IP
1 mov %r8,%r15
1 add \$16,%IP
1 mov (%RP),%rax
mov -8(%IP),%rsi
lea (%r15,%rax,1),%rdx
sub 8(%RP),%rax
btc 63,%rax
mov %rdx,(%RP)
add %r15,%rax
jo break
mov (%rsi),%rax
mov %rsi,%IP
jmp *%rax


0

1 add \$16,%IP
1 mov -8(%IP),%r15
1 add \$8,%IP
1 mov (%RP),%r9
1 add \$8,%IP
1 mov %r15b,(%r9)
1 add \$8,%IP
1 mov %r8,%r15
1 add \$8,%IP
1 mov (%RP),%rax
lea (%r15,%rax,1),%rdx
sub 8(%RP),%rax
btc 63,%rax
mov %rdx,(%RP)
add %r15,%rax
jo break
mov 16(%RP),%IP
mov 0(%IP),%rax
jmp *%rax

5


9

Speedup over baseline, log scale, Tiger Lake




10

speedup of cib over baseline, log scale
Intel P-core evolution



speedup of cib over baseline, log scale
Intel E-core evolution



11

Conclusion

- Problem: VM instruction-pointer updates can be a performance bottleneck
- Solution: Optimize instruction-pointer updates
 - combine them
 - immediate operand variants
 - branch to (adjusted) instruction pointer
 - load loop start address without using the instruction pointer
- Results
 - speedup factors > 2 on loop-dominated benchmarks: critical path
 - speedup factors 1.1–1.3 on call-dominated benchmarks
- Paper: DOI: 10.4230/LIPIcs.ECOOP.2024.14
<https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.ECOOP.2024.14>

12

Gforth (interpreter) vs. SwiftForth (JIT)

Gforth VM	Gforth machine code	source	SwiftForth
lit #0	mov 0x8(%rbx),%r15	0	lea -0x8(%rbp),%rbp mov %rbx,0x0(%rbp) mov \$0x0,%rbx
i	mov (%r14),%r9	i	lea -0x8(%rbp),%rbp mov %rbx,0x0(%rbp) mov %r14,%rbx add %r15,%rbx
c!	mov %r15b,(%r9)	c!	mov 0x0(%rbp),%eax mov %al,(%rbx) mov 0x8(%rbp),%rbx lea 0x10(%rbp),%rbp
dup	mov %r8,%r15	dup	lea -0x8(%rbp),%rbp mov %rbx,0x0(%rbp)
(+loop) #start	mov (%r14),%rax lea (%r15,%rax,1),%rdx sub 0x8(%r14),%rax btc \$0x3f,%rax mov %rdx,(%r14) add %r15,%rax jo end mov (%rbx),%rax jmp *%rax	+loop	add %rbx,%r14 mov 0x0(%rbp),%rbx lea 0x8(%rbp),%rbp jno start

13

Why is gcc -O3 so slow for bubble?

<pre>gcc -O1</pre> <pre> 1c: add \$0x4,%rax cmp %rsi,%rax je 35 25: mov (%rax),%edx mov 0x4(%rax),%ecx cmp %ecx,%edx jle 1c mov %ecx,(%rax) mov %edx,0x4(%rax) jmp 1c 35: </pre>	<pre>gcc -O3</pre> <pre> c0: movq (%rax),%xmm0 add \$0x1,%edx pshufd \$0xe5,%xmm0,%xmm1 movd %xmm0,%edi movd %xmm1,%ecx cmp %ecx,%edi jle e1 pshufd \$0xe1,%xmm0,%xmm0 movq %xmm0,(%rax) e1: add \$0x4,%rax cmp %r8d,%edx jl c0 </pre>
---	---

14